Refine Search

Search Results -

Term	Documents
(2 AND 8).PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD.	0
(L2 AND L8).PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD.	0

US Pre-Grant Publication Full-Text Database US Patents Full-Text Database US OCR Full-Text Database EPO Abstracts Database JPO Abstracts Database Derwent World Patents Index IBM Technical Disclosure Bulletins

Search:

L26

Database:

Refine Search Recall Text Clear

Interrupt

Search History

DATE: Wednesday, November 08, 2006 Purge Queries Printable Copy Create Case

Set Name side by side	Query	<u>Hit</u> <u>Count</u>	<u>Set</u> <u>Name</u> result set
DB=F	PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR		
<u>L26</u>	12 and 18	0	<u>L26</u>
<u>L25</u>	12 and 17	0	<u>L25</u>
<u>L24</u>	12 and 16	2	<u>L24</u>
<u>L23</u>	12 and 15	. 4	<u>L23</u>
<u>L22</u>	14 and 18	8	<u>L22</u>
<u>L21</u>	14 and 17	2	<u>L21</u>
<u>L20</u>	14 and 16	3	<u>L20</u>
<u>L19</u>	14 and 15	3	<u>L19</u>
<u>L18</u>	11 and 18	· 1	<u>L18</u>
<u>L17</u>	11 and 17	3	<u>L17</u>
<u>L16</u>	11 and 16	2	<u>L16</u>

<u>L15</u>	11 and 15	4	<u>L15</u>
<u>L14</u>	110 and 18	22	<u>L14</u>
<u>L13</u>	110 and 17	45	<u>L13</u>
<u>L12</u>	110 and 16	3	<u>L12</u>
<u>L11</u>	110 and 15	25	<u>L11</u>
<u>L10</u>	boolean and short\$4 near4 circuit\$3 and (conjugat\$4 or "OR" or "AND")	1042	<u>L10</u>
DB=1	PGPB,USPT; PLUR=YES; OP=OR		
<u>L9</u>	boolean and short\$4 near4 circuit\$3 and (conjugat\$4 or "OR" or "AND")	1023	<u>L9</u>
<u>L8</u>	(326/41,114,125)[CCLS]	1674	<u>L8</u>
<u>L7</u>	(716/16-19)[CCLS]	3368	<u>L7</u>
<u>L6</u>	(712/200-203,223, 225,227,228)[CCLS]	1014	<u>L6</u>
<u>L5</u>	(712/2-300)[CCLS]	12758	<u>L5</u>
DB = I	PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR		
<u>L4</u>	(programmable or programable or interact\$5 or dynamic\$6) near25 boolean and short\$4 near4 circuit\$3	73	<u>L4</u>
<u>L3</u>	dynamic\$6 near25 boolean and short\$4 near4 circuit\$3	13	<u>L3</u>
<u>L2</u>	11 and static\$4	18	<u>L2</u>
<u>L1</u>	boolean and short\$4 near4 circuit\$3 near15 (conjugat\$4 or "OR" or	50	<u>L1</u>

END OF SEARCH HISTORY



Home | Login | Logicit | Access information | Alc

Welcome United States Patent and Tradentark Office

Search Resu	its		ENDMOR SERVEN IEEE VLTOVE BOINE
Your search	(boolean <and> short* <near 4=""> matched 13 of 1430374 documents of 100 results are displayed, 25 to</near></and>	S.	netadata)" ्रिट स्थापक्षी by Relevance in Descending order.
բ Search Opt	ions	£346.4	Savah.
View Session	n History	Modify :	200000000000000000000000000000000000000
New Search			neck to search only within this results set
» Key			Format:
	<u> </u>		
iese jnil	IEEE Journal or Magazine	- view	selected items Select All Deselect All
IEE JNL	IEE Journal or Magazine .	* i	
iese Cnf	IEEE Conference Proceeding		Undetectability of Bridging Faults and Validity of Stuck-At Fault Test Sets
IEE CNF	IEE Conference Proceeding	\$ <i>;</i>	Kodandapani, K.L.; Pradhan, D.K.;
HEEE STO	IEEE Standard		Computers. IEEE Transactions on Volume C-29, Issue 1, Jan 1980 Page(s):55 - 59
			AbstractPlus Full Text: PDF(1016 KB) SEEE JNL Rights and Permissions
		C	2. On the Impossible Class of Faulty Functions in Logic Networks Under Short Circuit Faults Bhattacharya, B.B.; Gupta, B.; Computers, IEEE Transactions on Volume C-35, Issue 1, Jan 1986 Page(s):85 - 90
	,		AbstractPlus Full Text: PDF(1376 KB)
			3. Detection of stuck-at and bridging faults in Reed-Muller canonical (RMC) networks Damaria, T.; Karpovsky, M.; Computers and Digital Techniques, IEE Proceedings: Volume 136, Issue 5, Sep 1989 Page(s):430 - 433
			AbstractPlus Full Text: PDF(312 KB) ISE JNL
			4. Electrical behavior of GOS fault affected domino logic cell Comte, M.; Ohtake, S.; Fujiwara, H.; Renovell, M.; Electronic Design. Test and Applications. 2006. DELTA 2006. Third IEEE International Workshop of 17-19 Jan. 2006 Page(s):7 pp. Digital Object Identifier 10.1109/DELTA.2006.42
			AbstractPlus Full Text: PDF(536 KB) ISEE CNF Rights and Permissions
		O	5. Testing for resistive shorts in FPGA Interconnects Haixia Gao; Yintang Yang; Xiaohua Ma; Gang Dong; Quality of Electronic Design, 2005, ISQED 2005, Sixth International Symposium on 21-23 March 2005 Page(s):159 - 163 Digital Object Identifier 10.1109/ISQED.2005.120
			AbstractPlus Full Text: PDE(152 KB) ISSE CNF Rights and Permissions
			6. Delay testing of MOS transistor with gate oxide short

	Renovell, M.; Galliere, J.M.; Azais, F.; Bertrand, Y.; <u>Test Symposium. 2003. ATS 2003. 12th Asian</u> 16-19 Nov. 2003 Page(s):168 - 173 Digital Object Identifier 10.1109/ATS.2003.1250804 <u>AbstractPlus</u> Full Text: <u>PDF(</u> 297 KB)
	Rights and Permissions
	7. Test escapes: analysis of short defect Renovell, M.; Azdis, F.; Bertrand, Y.; Integrated Circuits and Systems Design, 1999. Proceedings, XII Symposium on 29 Sept2 Oct. 1999 Page(s):160 - 163 Digital Object Identifier 10.1109/SBCCI.1999.803111 AbstractPlus Full Text: PDE(40 KB) KERSE CNF Rights and Permissions
	8. Automatic test pattern generation for Iddq faults based upon symbolic simulation Ribas-Xirgo, L.; Carrabina-Bordoll, J.; IDDQ Testing. 1996. IEEE International Workshop on 24-25 Oct. 1996 Page(s):94 - 98 Digital Object Identifier 10.1109/IDDQ.1996.557840
	AbstractPlus Full Text: PDF(412 KB) IEEE CNF Rights and Permissions
	Angles, since will revisit a
	9. A fault model and a test method for analog fuzzy logic circuits
	Weiner, S.; <u>Test Conference, 1995, Proceedings., International</u>
	21-25 Oct. 1995 Page(s):282 - 291 Digital Object Identifier 10.1109/TEST.1995.529843
	AbstractPlus Full Text: PDE(876 KB) INNES CNF
•	Rights and Permissions
	40. Assumes lands level never settimention
	10. Accurate logic-level power estimation Bogliolo, A.; Ricco, B.; Benini, L.; De Micheli, G.;
	Low Power Electronics, 1995., IEEE Symposium on 9-11 Oct. 1995 Page(s):40 - 41
	Digital Object Identifier 10.1109/LPE.1995.482455
	AbstractPlus Full Text: PDF(212 KB) ISSE CNF Rights and Permissions
,	11. Faster circuits and shorter formulae for multiple addition, multiplication and symmetric Boo
1 ;	Paterson, M.S.; Pippenger, N.; Zwick, U.;
	Foundations of Computer Science, 1990. Proceedings., 31st Annual Symposium on 22-24 Oct. 1990 Page(s):642 - 650 vol.2
,	Digital Object Identifier 10.1109/FSCS.1990.89586
	AbstractPlus Full Text: PDF(644 KB) 표준은 CNF Rights and Permissions
	12. Valid clocking in wavepipelined circuits
\$ €	Lam, W.K.C.; Brayton, R.K.; Sagiovanni-Vincentelli, A.;
	Computer-Aided Design, 1992, ICCAD-92. Digest of Technical Papers., 1992 IEEE/ACM Internation 8-12 Nov. 1992 Page(s):518 - 525
	Digital Object Identifier 10.1109/ICCAD.1992.279318
	AbstractPlus Full Text: PDF(532 KB) #EEE CNF Rights and Permissions
	13. On the design of reliable Boolean circuits that contain partially unreliable gates
*****	Kleitman, D.; Leighton, T.; Ma, Y.;
	Foundations of Computer Science, 1994 Proceedings, 35th Annual Symposium on 20-22 Nov. 1994 Page(s):332 - 346

Digital Object Identifier 10.1109/SFCS.1994.365682 AbstractPlus | Full Text: PDF(1108 KB) IEEE CNF Rights and Permissions

ilinspec"

© Copyright 2006 (E